MMM	MMM	PPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPP	
MMM	MMM	PPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPP	
MMM	MMM	PPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPP	
MMMMMM	MMMMMM		PP
MMMMM	MMMMMM		PP
MMMMMM	MMMMMM		PP
MMM MM			PP
MMM MM			PP
MMM MM			PP
MMM	MMM	PPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPP	-
MMM	MMM	PPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPP	
MMM	MMM	PPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPP	
MMM	MMM	PPP	
MMM	MMM	PPP	

MM MM MMMM MMMM MMMMM MMMM MM MM MM MM MM	PPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPP		NN	
		\$		

MP VO

MPINT Table of	contents	- MULTI-PROCESSOR INTERRUPT HANDLER 16-SEP-1984 02:04:07 VAX/VMS Macro V04-00
	61 94 145 169 193 243 336 431 461	DEFINITIONS MPS\$MAINIT - INITIALIZE MULTI-PORT MEMORY ADAPTER MPS\$INTPRIM - INTERRUPT PRIMARY PROCESSOR MPS\$INTSCND - INTERRUPT SECONDARY PROCESSOR MPS\$PINTSR - PRIMARY PROCESSOR INTERRUPT SERVICE ROUTINE MPS\$SINTSR - SECONDARY INTERRUPT SERVICE ROUTINE MPS\$INVALID - Relay invalidate request to secondary MPS\$BUGCHECK - Relay bugcheck request to secondary and wait MPS\$SECBUGCHK - Relay secondary's bugcheck request to primary

MP:

MP

Syn

```
Version: 'V04-000'
```

.MCALL MFPR .TITLE MPINT - MULTI-PROCESSOR INTERRUPT HANDLER .IDENT 'V04-000'

COPYRIGHT (c) 1978, 1980, 1982, 1984 BY DIGITAL EQUIPMENT CORPORATION, MAYNARD, MASSACHUSETTS. ALL RIGHTS RESERVED.

THIS SOFTWARE IS FURNISHED UNDER A LICENSE AND MAY BE USED AND COPIED ONLY IN ACCORDANCE WITH THE TERMS OF SUCH LICENSE AND WITH THE INCLUSION OF THE ABOVE COPYRIGHT NOTICE. THIS SOFTWARE OR ANY OTHER COPIES THEREOF MAY NOT BE PROVIDED OR OTHERWISE MADE AVAILABLE TO ANY OTHER PERSON. NO TITLE TO AND OWNERSHIP OF THE SOFTWARE IS HEREBY TRANSFERRED.

THE INFORMATION IN THIS SOFTWARE IS SUBJECT TO CHANGE WITHOUT NOTICE AND SHOULD NOT BE CONSTRUED AS A COMMITMENT BY DIGITAL EQUIPMENT CORPORATION.

DIGITAL ASSUMES NO RESPONSIBILITY FOR THE USE OR RELIABILITY OF ITS SOFTWARE ON EQUIPMENT WHICH IS NOT SUPPLIED BY DIGITAL.

Facility: Executive , Hardware fault handling

Abstract: This module contains the VAX multiport memory interrupt handler.

Environment: MODE=Kernel, Interrupt

Author: RICHARD I. HUSTVEDT, Creation date: 15-May-1979

Modified by:

V03-007 KDM0026 Kathleen D. Morse 14-Oct-1982 Conditionalize time-out logic based on debugging switch so that taking a breakpoint on the secondary does not make the primary turn it off.

V03-006 KDM0018 Kathleen D. Morse 13-Oct-1982 Add logic to primary code for secondary wait check request.

V03-005 KDM0020 Kathleen D. Morse 04-Oct-1982
Add time-out logic to primary code that requests the secondary to do an invalidate of a system space address.

MP:

PSI

\$AI AE

Phi Cor Pai Syr Pai Syr Psi Crc As:

The 47 1he 50 30

Mai -\$: -\$: 70

The

MA

.PSECT AEXENONPAGED, LONG

Enable interport interrupts from all ports Restore registers Return

MP!

				Wh22	MAINII .	- INITIALIZ	E MULTI-P	ORT MEMOR 5-SEP-1984 02:	06:30 [MP.SRCJMPINT.MAR;1
					0000	94 95 :++ 96 : FUNC 98 :	.SBTTL	MPS\$MAINIT - INITIALIZE	MULTI-PORT MEMORY ADAPTER
					0000 0000 0000	96 : FUNC	TIONAL DE	SCRIPTION:	
					0000	99 ; This	coutine	is called at evetem initi	alization and after a power
					0000 0000 0000 0000 0000	100 ; reco 101 ; erro 102 ;	very rest rs and en	art to initialize the por abling all interrupts.	t adapter by clearing any
					0000	103 : 104 : OUPU	TS:		
					0000 0000 0000	105 106 107	Any err	ors in port are cleared a	nd all interrupts are enabled.
					0000	108 ; 109 MPS\$MA	INIT::		
			3F	BB D0	0000	110	PUSHR	#^M <ro,r1,r2,r3,r4,r5> W^MPS\$AL_MPMBASE,R4 #MPM\$M_CSR_PU,- MPM\$L_CSR(R4)</ro,r1,r2,r3,r4,r5>	Save registers
		54 0000		DO	0002 0007 000D	111	MOVL	W^MPS\$AL_MPMBASE,R4	; Get base of MPM registers
		00400000	64	00	0000	112	HUVL	MPMSL CSR (R4)	Clear any power-up status
04	A.	FF000001	96	DO	000E 000F 000F	114 115 116	MOVL	MPMSM_CR_MIE,-	Clear any port errors and Enable master interrupt
04	^-	1700001	or	DO	0016 0017 0017	117 118 119	MOVL	MPMSL CRTR4)  #MPMSM SR SS!-  MPMSM SR IDL!-  MPMSM SR IT!-	Clear any status errors and disable error interrupts
08	A4	D000E000	8F		0017 0017 0017 0017	120 121 122 123 124 125 126 127 128 129		MPMSM SR AGP! - MPMSM SR MXF! - MPMSM SR ACA MPMSL SR (R4) MPMSL INV(R4), R0	
		50 OC	A4	DO	001E	124	MOVL	MPM\$L INV(R4),R0	Get invalidation register
	50	800FFFF	18	CA	0022	126	ASSUME	#^C <mpmsm_inv_stadr>,RO MPMSV_INV_ID EQ 0</mpmsm_inv_stadr>	Clear all but starting address cached nexus id's start at 0
	00	A4 50	01	C9	0029	127	BISL3	#100,R0,MPM\$L_INV(R4)	Set cpu (nexus 0) as cached
				DO	002E	128	MOVL	MMPMSM_ERR_ELR!-	Clear any errors
10	A4	90000000	8F		002F	130		MPMSL_ERR(R4)	
		90000000	8F	DO	0036	131	MOVL	#MDMCH CCD1 MIA -	Clear any error
		18 10	A4	04	002F 0036 003C 003E	132	CLRL	MPMSL_CSR1(R4)	Clear any diagnostic settings
		50	64	D4 D0 EF	0041	134	MOVL	MPMSL CSR(R4),RO	Get CSR register
		50 50	00	EF	0044	135	EXTZV	#MPM\$V_CSR_PORT,-	Get port number
		50 50 50 50 A4 OF	64 00 02 04 10 50	C4	0049	132 133 134 135 136 137 138 139	MULL	MPM\$L CSR1(R4) MPM\$L MR(R4) MPM\$L CSR(R4),R0 #MPM\$V CSR PORT,- #MPM\$S CSR PORT,R0,R0 #MAX PORTS,R0 #MPM\$V IIE CTL,R0	Compute interrupt enable bit #
	2/	50	10	C4 C0 78	0049 0046 004F 0054	138	ADDL	MPMSV_IIE_CTL_RO	
	24	A4 OF	30	10	0054	140	ASHL	RO, #AXF, MPMSL_IIE (R4)	; Enable interport interrupts : from all ports

#^M<RO,R1,R2,R3,R4,R5>

POPR RSB

BA 05

MP VO

MP: VO

Page

(1)

```
MPS$PINTSR - PRIMARY PROCESSOR INTERRUPT
                                                                                                                             [MP.SRC]MPINT.MAR; 1
                                                                   .SBTTL MPS$PINTSR - PRIMARY PROCESSOR INTERRUPT SERVICE ROUTINE
                                                194
195
196
197
                                                      : FUNCTIONAL DESCRIPTION:
                                      MPS$PINTSR is entered via the interrupt vector for the MA780 in the primary processor in response to a call to MPS$INTPRIM.
                                                198
199
                                                ALIGN LONG
                                                      MPS$PINTSR::
                                                                                                                     Primary interrupt service routine
                               DD
DO
                                                                                                                     Save RD
                                                                  PUSHL
                                                                   MOVL
                                                                              WAMPSSAL MPMBASE RO
                                                                                                                      Get base of MPM registers
    20 AO
                0000
                                                                              W^MPS$GL_PRIMSKC,MPM$L_IIR(RO) ; Clear pending interrupt
                                                                   MOVL
                            8EDÓ
E7
                        50
                                                                   POPL
                                                                                                                      Restore RO
                                                                  BBCCI
    04 0000°CF
                                                                              #MPS$V_SECBUGCHK, W^MPS$GL_SECREQFLG, 10$; Br if no bugchk to do
                                                                              MEB
                                                                  BUG_CHECK MPBADMCK FATAL
                                                                                                                   ; Jump to bugcheck code
                                                                               . WORD
                            FEFF
0004'
                                                                               .IIF IDN <FATAL>, <FATAL>
                                                                                                                       . WCRD
                                                                                                                                           BUG$_MPBADMCK!4
                      00000080
                                                1234567890123456789012345678901
                                                      MPS$GW_BUGCHKCOD == .-2
                                                                                                                   ; Location for secondary to place the
                                                                                                                       type of bugcheck it is requesting
                                                                              #MPS$V_SECERRLOG, W^MPS$GL_SECREQFLG, 50$; Br if no errlog to do #^M<RO,R1,R2,R3,R4,R5>; Save registers
#MPS$V_ERLBUF1, W^MPS$GL_ERLBUFIND, 30$; Br if no entry in buf 1
W^MPS$AL_ERLBUF1,R3 ; Get address of error log entry
EMB$W_SIZE(R3),R1 ; Find size of error log entry
#EMB$C_HD_LENGTH,R1,R5 ; Remember size of entry to move in
G^ERL$ALLOCEMB ; Allocate an error log buffer
R0,30$; Br if none available
                                                      10$:
    46 0000°CF
                               E78793C3690BD28
                                                                   BBCCI
                                     0088
008A
0090
0095
0099
009D
                                                                   PUSHR
        0000'CF
                                                                   BBCCI
                0000'CF
                                                                   MOVAB
           51
                                                      20$:
                   FC
                                                                   MOVZWL
          00000000 GF
                                                                  SUBL 3
                                                                   JSB
                                                                   BLBC
                                     00A6
00A9
00AE
00B0
00B6
00B9
                                                                              EMB$L_HD_SID(R3), EMB$L_HD_SID(R2); Set system ID in error msg
EMB$W_HD_ENTRY(R3), EMB$W_HD_ENTRY(R2); Set msg type in errlog
                                                                   MOVL
                   04
                                                                   MOVW
                                                                              R2
R5,EMB$C_HD_LENGTH(R3),EMB$C_HD_LENGTH(R2); Move msg into buf
                                                                   PUSHL
            10 A3
                                                                   MOVC3
10 A2
                            8EDO
16
E7
9E
11
                                                                  POPL
                                                                                                                     Restore buffer address
          00000000'GF
                                                                              G^ERL$RELEASEMB; Release the error log buffer #MPS$V_ERLBUF2,W^MPS$GL_ERLBUFIND,40$; Br if no entry in buf 2 W^MPS$AL_ERLBUF2,R3; Get address of error log entry
                                                                   JSB
                                      00BF
00C5
    07 0000 CF
                                                      30$:
                                                                   BBCCI
                0000°CF
                                                                   MOVAB
                                                                                                                      Join common code
                                      00CA
                                                                  BRB
                                                                  POPR
                               BA
                                                      405:
                                      0000
                                                                              #^M<RO,R1,R2,R3,R4,R5>
                                                                                                                     Restore registers
                                      OOCE
                                                         Nothing to be done at device IPL. This is either a spurious interrupt, or an event flag wait check request from the secondary.
                                      OOCE
                                                         or a legitimate reschedule request from the secondary. Cause the
                                                         reschedule software interrupt and check for requested work at that
                                                         IPL.
                                                                   SOFTINT #5
                                                                                                                   ; Request IPL 5 interrupt
                                                                   REI
                                                                                                                   : And return
                               02
```

- MULTI-PROCESSOR INTERRUPT HANDLER

00D2

MP VO

```
.SBTTL MPS$SINTSR - SECONDARY INTERRUPT SERVICE ROUTINE
FUNCTIONAL DESCRIPTION:
```

MPS\$SINTSR is entered in response to an interrupt on the secondary processor. The interrupt was sent for one of the following reasons:

- 1) An AST was sent to the process currently running on the secondary (Primary processor is executing QAST.)
- 2) A system space address was invalidated by the primary processor (Primary processor is executing FREWSL or PAGEFAULT.)
- The primary wants to bugcheck.

The secondary processor, not knowing which reason the interrupt was sent, does the appropriate work to handle all the reasons. (Since the code is small, there is no need to figure out the real reason for the interrupt.) The following list corresponds to the work done to handle the above conditions causing an interrupt:

- 1) The ASTLVL for the process currently running on the secondary is updated
- An invalidate is done for the system space address indicated by MPS\$GL\_INVALID
- 3) First, fold up the current process. Second, load the loop address into the RPB. Third, acknowlege the bugcheck request. Fourth, halt to turn off mapping. Execution continues if restart is enabled, by the console program executing RESTAR.CMD.

```
ALIGN LONG
                                         MPS$SINTSR::
                                                                                                       Secondary interrupt service routine
                  DD
DO
DO
                                                     PUSHL
                                                                                                       Save RO
                                                                 WAMPS$AL_MPMBASE,RO
                                                                                                     : Get base of MPM registers
IIR(RO); Clear pending interrupt
                                                     MOVL
                                                     MOVL
                                                                 W^MPS$GL_SCNDMSKC,MPM$L
           50
00
00
00
                8ED0
E0
E0
                                                     POPL
                                                                                                       Restore RO
                                                                #LCK$V_INTERLOCK,W^MPS$GL_INTERLOCK,5$; Flush cache queue
#BUG$V_BUGCHK,W^MPS$GL_BUGCHECK,10$; Br if bugcheck requested
#MPS$V_STOPREQ,W^MPS$GL_STOPFLAG,50$; Br if STOP/CPU requested
                                                     BBSSI
                                         5$:
                                                     BBS
                         00F6
                         00F6
                                            Update the ASTLVL for the process currently running on the secondary.
                         00F6
00F8
00FD
0101
0106
0109
0109
                  DD
DO
DO
PA
                                                                RO
W^MPS$GL_CURPCB,RO
PCB$L_PHD(RO),RO
PHD$B_ASTLVL(RO),RO
                                                     PUSHL
                                                                                                       Save RO
   0000°CF
6C A0
00CF C0
13 50
                                                     MOVL
                                                                                                       Get current PCB address
50
                                                     MOVL
                                                                                                       Get PHD address
                                                     MOVB
                                                                                                       And fetch ASTLVL
                                                                 RO, #PRS_ASTLVL
                                                     MTPR
                                                                                                       Update current value
                                            Invalidate the system space address that is contained in MPS$GL_INVALID.
```

Page

## - MULTI-PROCESSOR INTERRUPT HANDLER 16-SEP-1984 02:04:07 VAX/VMS Macro V04-00 MPS\$SINTSR - SECONDARY INTERRUPT SERVICE 5-SEP-1984 02:06:30 [MP.SRCJMPINT.MAR;1

0000°CF	8ED0 02	0109 010E 0112 0115 0116	300 300 300 300 300 300 300 300 300 300	INVALID CLRL POPL REI	W^MPS\$GL_INVALID W^MPS\$GL_INVALID RO	; Invalidate requested page ; And acknowledge it ; Restore RO ; And continue
		0116 0116 0116	306 : Pr 307 : up	the proces	s it is running and lo	ougcheck. The secondary must fold op quietly in a safe place out of
00 0000°CF 00 04 0000°CF 01	E6 01 12	0116 0110 0121	310 10s: 311 20s: 312	BBSSI CMPL BNEQ	#LCK\$V_INTERLOCK,W^MP W^MPS\$GL_STATE,#MPS\$K 30\$	S\$GL_INTERLOCK,20\$; Flush cache queue C_EXECSTATE; Was LDPCTX done? ; Br if not done, don't do SVPCTX
50 00000000 GF 60 00000100 8F 0000 CF 06 00 0000 CF 01	07 00 C1 D0 E6	0123 0124 012B 0135 013A 0140 0141	315 316 317 318 40\$:	MOVL ADDL3 MOVL BBSSI HALT	#MPS\$K_STOPSTATE,W^MP	; Save state of current process ; Get address of RPB E(RO),RPB\$L_BUGCHK(RO); Load loop adr PS\$GL_STATE; Indicate processor not active BUGCHECK,40\$; Acknowlege bugcheck request ; This halt causes the secondary to ; start executing RESTAR.CMD on the ; console device if restart is enabled.
		0141 0141 0141	322 A 323 if	STOP/CPU wa any, load	s issued. The seconda a wait loop into the R	RPB, and halt.
00 0000 CF 00 06	E6 D1 12	0141 0147 014C	325 50\$: 326 60\$: 327	BBSSI CMPL BNEQ	#LCK\$V_INTERLOCK,W^MP W^MPS\$GL_STATE,#MPS\$K 70\$	SSGL_INTERLOCK.60\$; Flush cache queue (EXECSTATE; Is there a current process?; Br if no current state to save
0000°CF 02 00000000°GF 00000100 8F 0000°CF 00 0000°CF 01	DO DO C1 D4 E6	014F 0154 015B 0165 0169	329 330 70\$: 331 332 333	MOVL MOVL ADDL3 CLRL BBSSI	#MPS\$K_DROPSTATE,W^MP G^EXE\$GL_RPB,RO #RPB\$B_WAIT,RPB\$L_BAS W^MPS\$GL_INVALID #MPS\$V_STOPACK1,W^MPS	Save state of current process S\$GL_STATE; Primary must take process back; Get address of RPB GE(RO), RPB\$L_BUGCHK(RO); Load loop adr ; Indicate no invalidate to wait on G\$GL_STOPFLAG,80\$; Acknowlege STOP request ; Stop the secondary
	00 0000°CF 00 00 0000°CF 00 00 0000°CF 00 00 0000°CF 00 00 000°CF 00 00 000°CF 02 00 0000°CF 02	00 0000 CF 00 E6 00 00 0000 CF 01 00 0000 CF 01 00 00 000	50 8ED0 0112 02 0115 0116 0116 0116 0116 0116 0116 0116	50 8EDO 0112 302 0116 303 0116 304 0116 307; up 0116 308; the 0116 309 0116 308; the 016 310 10\$: 017 0123 313 07 0123 313 07 0123 313 07 0123 313 08: 00 0000100 8F C1 012B 315 00 00001CF 06 D0 0135 316 00 00001CF 01 E6 013A 317 00 0141 322; A 0141 323; if 0141 323; if 0141 324 0141 325 00 0141 326 00 0141 327 00 0141 329 00 0146 328 00 00001CF 02 D0 0147 326 00 00001CF 02 D0 0154 329 50 00000000 6F D0 0154 330 70\$: 00 00001CF 02 D0 0154 330 00 00001CF D4 0165 332 00 00001CF D4 0165 332	0000°CF	0116 306; Primary processor has requested at 0116 307; up the process it is running and to 0116 308; the way of the primary.  00 0000'CF 00 E6 0116 310 10\$: BBSSI #LCK\$V INTERLOCK, W^MP 04 0000'CF 01 011C 311 20\$: CMPL W^MPS\$GL_STATE, #MPS\$K SVPCTX  50 00000000'GF D0 0124 314 30\$: MOVL G^EXE\$GL_RPB, RO 00000100 BF C1 012B 315 ADDL3 #RPB\$B WAIT, RPB\$L BAS 0000'CF 06 D0 0135 316 MOVL #MPS\$K_STOPSTATE, W^MPS\$GL_0000'CF 01 E6 013A 317 O0 0140 318 O141 320 O141 321 O141 322 ACK1, W^MPS\$GL_STATE, WMPS\$GL_0014 322 ACK1, W^MPS\$GL_0014 322 ACK1, W^MPS\$GL_0014 322 ACK1, W^MPS\$GL_0014 ACK1, W^MPS\$GL_0014 ACK1, W^MPS\$GL_0014 ACK1, W^MPS\$GL_0014 ACK1, WMPS\$GL_STATE, WMPS\$K O0 0000'CF 01 0147 326 60\$: CMPL W^MPS\$GL_STATE, WMPS\$K O0 0000'CF 02 D0 0145 328 ADDL3 #RPB\$B WAIT, RPB\$L BAS 0000'CF 02 D0 0154 330 ADDL3 #RPB\$B WAIT, RPB\$L BAS CLRL W^MPS\$GL_INVALID_000'CF 01 E6 0169 333 BBSSI #RPB\$B WAIT, RPB\$L BAS CLRL W^MPS\$GL_INVALID_000'CF 01 E6 0169 333 BBSSI #RPB\$B WAIT, RPB\$L BAS CLRL W^MPS\$GL_INVALID_000'CF 01 E6 0169 333 BBSSI #RPB\$B WAIT, RPB\$L BAS CLRL W^MPS\$GL_INVALID_000'CF 01 E6 0169 333 BBSSI #RPB\$B WAIT, RPB\$L BAS CLRL W^MPS\$GL_INVALID_000'CF 01 E6 0169 333 BBSSI #RPS\$V STOPACK1, W^MPS\$CL_INVALID_000'CF 01 E6 0169 333 BBSSI #RPS\$V STOPACK1, W^MPS\$CL_000'CF 01 E6 0169 ACK1 **CRC **CRC **CRC *

VO

```
.SBTTL MPS$INVALID - Relay invalidate request to secondary
                                          338
339
                                                 FUNCTIONAL DESCRIPTION:
                                                  MPS$INVALID relays a translation buffer invalidate request to
                                                  the secondary processor and waits for acknowledgement before proceeding. Since PO pages are only referenced by the processor
                                                  currently executing a process, only system pages need to be invalidated by both the primary and secondary processors at
                                                  the same time.
                                0170
                                0170
0170
                                               ; This code is hooked into the pagefault exception handling code.
                                0170
                                0170
                                0170
0170
0175
0175
                                               MPS$INVALID::
                                                                     #<PTE$M_VALID!PTE$M_MODIFY>a-24,3(R3); Clear valid and modify
    03 A3
               84 8F
                                                          BICB
                                                                     (Replaced instruction)
; (Replaced instruction)
; Invalidate for primary processor
#VA$V_SYSTEM.R2.60$; Only invalidate for system space
MPS$K_STOPSTATE GT_MPS$K_INITSTATE
#LCK$V_INTERLOCK,W^MPS$GL_INTERLOCK,10$; Flush cache queue
                                                          INVALID
                                0178
0170
        38 52
                   1F
                          E1
                                                          BBC
                                                          ASSUME
                          E6
D1
18
D0
 00 0000°CF
                                                          BBSSI
                                                                     W^MPS$GL_STATE,#MPS$K_INITSTATE; Secondary active?
60$; Br if no, secondary not responding
            0000 'CF
                               0182
0187
                                               105:
                                                          CMPL
                                                          BGEQ
                   2B
52
                                                                     R2, W^MPS$GL_INVALID
     0000°CF
                               0189
                                         MOVL
                                                                                                       : Set address to invalidate
                                018E
                                                                     DF.MPPFMSWT
                                                          INCL
                                                                     W^PFM$L_CNT_INVAL
                                                                                                       ; Add one to perf meas invalidate ctr
                                018E
                                                          .ENDC
                          30
                FECE
                                                          BSBW
                                                                     MPS$INTSCND
                                                                                                         Interrupt secondary processor Save R10
                          DD
                               0191
                                                          PUSHL
                                                                     R10
      00E4E1C0 8F
02 5A
                               0193
                                                                     #15000000,R10
5A
                                                          MOVL
                                                                                                         Initialize time-out counter
                               019A
                                               20$:
                                                          SOBGEQ
                                                                     R10,30$
                                                                                                         Repeat loop, waiting for secondary ack
                                019D
                                019D
                                                          . IF
                                                                     NDF, MPDBGSWT
                          11
                               019D
                   1B
                                                          BRB
                                                                     70$
                                                                                                       ; Go log failure and turn off secondary
                                019F
                                                          . IFF
                                                                     :MPDBGSWT DEFINED
                                019F
                                                          BRB
                                                                                                         Don't turn off secondary, just loop if debugging as breakpoints would
                                019F
                                019F
                                                                                                          cause the secondary to get turned off
                                019F
                                                          .ENDC
                                019F
                                                                     #LCK$V_INTERLOCK.W^MPS$GL_INTERLOCK.40$; Flush cache queue W^MPS$GL_PFAILTIM; Has secondary powerfailed?
 00 0000°CF
                               019F
                                               30$:
40$:
                                                          BBSSI
TSTL
                          E6
D5
12
            0000°CF
                               01A5
                                                                                                         Has secondary powerfailed?
Br if yes, don't wait for him
                               01A9
                                                          BNEQ
                                01AB
                                01AB
                                                                     DF . MPPFMSWT
                                01AB
                                                          INCL
                                                                     W^PFM$L_CNT_IWAIT
                                                                                                       ; Inc perf meas invalidate loop counter
                                01AB
                                                          .ENDC
                                         387
388
388
389
390
391
392
                                01AB
            0000°CF
                       8ED0
17
                               01AB
                                                          TSTL
                                                                     W^MPS$GL_INVALID
                                                                                                         Acknowledged yet?
                               01AF
01B1
01B4
01BA
                                                                                                         No, continue waiting
                                               50$:
60$:
                                                          POPL
                                                                                                         Restore R10
       00000000 GF
                                                                     G^MMG$FRE_TRYSKIP
                                                          JMP
                                                                                                         Continue with page fault
                                018A
```

```
MPINT
VO4-000
                                                        - MULTI-PROCESSOR INTERRUPT HANDLER 16-SEP-1984 02:04:07 VAX/VMS Macro V04-00 MPS$INVALID - Relay invalidate request t 5-SEP-1984 02:06:30 [MP.SRC]MPINT.MAR;1
                                                                                                                                                                                                                                 (1)
                                                                                                                                                                                                                      Page
                                                                                       The secondary did not acknowledge the invalidate request. Therefore, the primary assumes it has died. A message is placed in the error log
                                                                01BA
01BA
                                                                                       and an indicator is incremented showing that this failure occurred.
                                                                                       Then the multi-processing code is unhooked from the running system, making the primary ignore any further activity from the secondary. The pool space containing the multi-processing code is left untouched
                                                                 01BA
                                                                 01BA
                                                                 01BA
                                                                                       just in case the secondary is eventually resurrected and tries to continue executing. If this happens, some unexpected interrupt will
                                                                 01BA
                                                                 01BA
                                                                            01BA
                                                                                       probably be logged by the primary but nothing will have been lost,
                                                                 01BA
                                                                                       except whatever process the secondary may have been running.
                                                                 01BA
                                                                01BA
01BA
01BA
01BE
01CO
01C4
01C7
01CA
01DO
01D3
                                                                                       This design allows a gradual degradation of the system to a single processor 11/780, instead of forcing a bugcheck.
                                                                                    705:
                                                                                                               W^MPS$GL_INV_NACK ; Indicate secondary did #^M<RO,RT,R2,R3,R4,R5> ; Save registers for MOVC #MPS$C_INV_NACK,R1 ; Size of ASCII message to #<EMB$R_SS_LENGTH+3>,R1 ; Add in overhead for mes
                                        0000°CF
                                                         D6 B8 CCA 169 BB D28
                                                                                                                                                          ; Indicate secondary did not acknowledge
                                                                                                  PUSHR
                                            00'
                                                                                                  MOVZBL
                                                                                                                                                            Size of ASCII message text
                                                                                                                                                             Add in overhead for message
                                                                                                  ADDL
                                                                                                                #3,R1
G^ERL$ALLOCEMB
                                00000000 GF
                                                                                                  BICL
                                                                                                                                                             Buffer size modulo 4
                                                                                                  JSB
                                                                                                                                                             Allocate error log buffer
                                                                                                  BLBC
                                                                                                                RO,80$
                                                                                                                                                             If failure, just unhook MP code
                                                                                                               #EMB$C_SS,EMB$W_SS_ENTRY(R2) ; Set type of error log message
#MPS$C_INV_NACK,EMB$W_SS_MSGSZ(R2) ; Set size of ASCII text msg
R2
#MPS$C_INV_NACK,W^MPS$T_INV_NACK,EMB$B_SS_MSGTXT(R2) ; Msg txt
                                   04 A2 0000'
                                                                                                  MOVW
                                                                01D7
01DD
01DF
                          10 A2
                                                                                                  MOVW
                                                                                                  PUSHL
                      0000°CF
                                        0000
         12 A2
                                                                                                  MOVC
                                                      8ED0
16
                                                                01E8
                                                                                                                                                          ; Restore buffer address
                                                                                                  POPL
                                                                01EB
01F1
                                 00000000 GF
                                                                                                  JSB
                                                                                                                G^ERL$RELEASEMB
                                                                                                                                                          : Release error log buffer
                                                                 01F1
                                                                01F1
01F1
01F1
01F1
01F9
0200
0203
0207
                                                                                       Now unhook the multi-processing code and restore the system to a single processor 11/780, vanilla VMS system.
                                                                                                               #MPS$V_STOPREQ.MPS$GL_STOPFLAG.90$ ; Indic primary forced a stop
G^EXE$GL_MP.R10 ; Get address of MP code
W^MPS$UNHOOK ; Unhook MP code from VMS code
                                                                                   80$:
90$:
                   00 00000000'EF
                                                                                                  BBSSI
                                                         E6
00
30
BA
31
```

#^M<RO,R1,R2,R3,R4,R5,R10> ; Restore registers

: Continue with normal VMS code

MOVL

BSBW

POPR BRW

00000000 GF

FDFD'

043F 8F

00000000 9F

```
- MULTI-PROCESSOR INTERRUPT HANDLER 16-SEP-1984 02:04:07 MPS$BUGCHECK - Relay bugcheck request to 5-SEP-1984 02:06:30
                                    - MULTI-PROCESSOR INTERRUPT HANDLER
                                                                                                                                                                       VAX/VMS Macro V04-00 [MP.SRC]MPINT.MAR;1
                                                                                                                                                                                                                                               12 (1)
                                                                                                                                                                                                                                  Page
                                                                                      .SBTTL MPS$BUGCHECK - Relay bugcheck request to secondary and wait
                                                                         FUNCTIONAL DESCRIPTION:
                                                                        MPS$BUGCHECK makes sure that the secondary is out of the way before the primary procedes with the bugcheck logic. It sets a flag to indicate a bugcheck is requested. Then interrupts the secondary to make it notice the flag. The primary then waits for the secondary to acknowlege the bugcheck request.
                                                                         ENVIRONMENT:
                                                                                      Executed by the primary processor. IPL = 31
                                                                     MPS$BUGCHECK::
                                                                                                      #BUG$V_BUGCHK, W^MPS$GL_BUGCHECK, 10$; Indicate bugcheck request MPS$K_STOPSTATE GT_MPS$K_INITSTATE
00 0000°CF
                           00
                                                                                      BBSSI
                                     E6
                                                                                      ASSUME
                                                                                                      W^MPS$GL_STATE,#MPS$K_INITSTATE; Is secondary active?
50$; Br on not active, don't request bugchk
#BUG$V_BUGCHK,W^MPS$GL_BUGCHECK,20$; Indicate bugcheck request
W^MPS$INTSCND; Interrupt secondary to notice request
                0000°CF
                                                                    105:
                                                                                      CMPL
                                     D1
18
63
00
67
11
                                                                                      BGEQ
00 0000°CF
                                                                                      BBSSI
                                                                                                      W^MPS$INTSCND : Interrupt secondary to notice request #15000000,R0 : Wait a significant amount of time #BUG$V_ACK1,W^MPS$GL_BUGCHECK,40$ ; Wait for secondary acknowlege 50$ : Secondary done, continue with bugchk R0,30$ ; Repeat as secondary not acknowleged
                                                                     20$:
                                                                                      BSBW
                           8F
01
        00E4E1C0
                                                                                      MOVL
02 0000°CF
                                                                     30$:
                                                                                      BBCCI
                                                                                      BRB
                                     F4
                                                                    40$:
50$:
                                                                                      SOBGEQ
```

@#EXESINIBOOTADP

Continue with normal bugcheck code

```
MPINT
VO4-000
                                                            - MULTI-PROCESSOR INTERRUPT HANDLER 16-SEP-1984 02:04:07 MPS$SECBUGCHK - Relay secondary's bugche 5-SEP-1984 02:06:30
                                                                                                                                                                                 VAX/VMS Macro V04-00
[MP.SRC]MPINT.MAR;1
                                                                                                                                                                                                                                                  13
                                                                                                          .SBTTL MPS$SECBUGCHK - Relay secondary's bugcheck request to primary
                                                                                   4623
4644
465
4667
4671
4773
                                                                                             FUNCTIONAL DESCRIPTION:
                                                                                             MPS$SECBUGCHK is executed when the secondary processor wants to initiate a bugcheck. It sets a flag indicating a bugcheck is requested and interrupts the primary to make it notice the flag. The secondary then waits for the primary to interrupt it with the actual bugcheck request by executing a self-branch.
                                                                                              INPUTS:
                                                                                                          The return address pushed on the stack by calling this routine
                                                                                                          is the address of the bugcheck code being requested.
                                                                                              OUTPUTS:
                                                                                   None
                                                                                              ENVIRONMENT:
                                                                                                         Executed by the secondary processor.
                                                                                          MPS$SECBUGCHK::
                                                                                                                         a(SP), W^MPS$GW_BUGCHKCOD; Set type of bugcheck requested G^EXE$GL_RPB, RO; Get address of RPB
                            FE42 CF
                                                              B0
D0
C1
                                                                                                          MOVW
                                                                                                                        #RPB$B_WAIT,RPB$L_BASE(R0),RPB$L_BUGCHK(R0); Load loop adr
#IPL$ SYNCH ; Lower IPL, enabling inter-proc intrpt
#MPS$V SECBUGCHK,W^MPS$GL_SECREQFLG,10$; Set request flag
W^MPS$INTPRIM ; Interrupt primary processor
                                    00000000°GF
00000100 8F
                                                                                                          MOVL
       OOFC CO
                                                                                                          ADDL3
                                                                                                          SETIPL
                                                                                                          BBSSI
                                                              E6
30
E6
D1
18
11
                                                                                                                        W^MPS$INTPRIM ; Interrupt primary processor #LCK$V_INTERLOCK, W^MPS$GL_INTERLOCK, 20$; Flush cache queue W^MPS$GL_STATE, #MPS$K_INITSTATE; Secondary active? 40$ ; Br if not active
                                                                                          10$:
                                                 FDFC
                                                                                                          BSBW
                                 0000°CF
                                                                                                          BBSSI
                                                    CF
02
FE
                                           0000
                                                                                          20$:
                                                                                                          CMPL
                                                                                                          BGEQ
                                                                                                                         30$
                                                                                          30$:
                                                                                                          BRB
                                                                                                                                                                         Wait for interrupt from primary to
                                                                                                                                                                           handle the bugcheck
                                                                                                                                                                        This halt causes the secondary to start executing RESTAR.CMD on the console device if restart is enabled.
                                                              00
                                                                                          405:
                                                                                                          HALT
```

.END

026B 026B

MPINT Symbol table	- MULTI-PROCESSOR INTERRUPT HANDLER 16-SEP-1984 02:04:07 VAX/VMS Macro V04-00 5-SEP-1984 02:06:30 [MP.SRC]MPINT.MAR;1	Page 14 (1)	
BUGSV-ACK1 BUGSV-BUGCHK BUGS MPBADMCK EMBSB-SS-MSGTXT EMBSC-HD-LENGTH EMBSC-SS-ENGTH EMBSC-SS-ENTRY EMBSW-HD-ENTRY EMBSW-HD-ENTRY EMBSW-SS-ENTRY EMBSW-SS-ENTRY EMBSW-SS-ENTRY EMBSW-SS-ENTRY EMBSW-SS-MSGSZ ERLSACLOCEMB ERLSRELEASEMB EXESGL-MP EXESGL-RPB EXESINIBOOTADP IPLS SYNCH LCKSV-INTERLOCK MAX PORTS MMGSFRE TRYSKIP MPMSL-CR MPMSN-CR MPMSN-	= 00000000		

15

16-SEP-1984 02:04:07 VAX/VMS Macro V04-00 5-SEP-1984 02:06:30 [MP.SRC]MPINT.MAR;1

! Psect synopsis !

PSECT name Allocation PSECT No. Attributes 0.) NOWRT NOVEC BYTE WRT NOVEC BYTE URT NOVEC LONG ABS 00000000 NOPIC ABS ABS REL USR CON LCL NOSHR NOEXE NORD SABS\$ 00000000 NOPIC EXE USR CON LCL NOSHR **AEXENONPAGED** 0000026B NOPIC LCL NOSHR

Performance indicators

Phase	Page faults	CPU Time	Elapsed Time
Initialization	.32	00:00:00.10	00:00:01.15 00:00:04.28
Command processing Pass 1	131 288	00:00:00.85	00:00:28.05
Symbol table sort Pass 2	109 12	00:00:01.20	00:00:01.96
Symbol table output Psect synopsis output	12	00:00:00.09	00:00:00.38
Cross-reference output Assembler run totals	576	00:00:00.00	00:00:00.00
Waseworfer Lau forara	210	00:00:13.27	00:00:42.70

The working set limit was 1500 pages.
47795 bytes (94 pages) of virtual memory were used to buffer the intermediate code.
There were 50 pages of symbol table space allocated to hold 791 non-local and 32 local symbols.
507 source lines were read in Pass 1, producing 17 object records in Pass 2.
30 pages of virtual memory were used to define 29 macros.

! Macro library statistics !

Macro library name

MPINT

Psect synopsis

Macros defined

\_\$255\$DUA28:[MP.OBJ]MP.MLB;1 \_\$255\$DUA28:[SYS.OBJ]LIB.MLB;1 \_\$255\$DUA28:[SYSLIB]STARLET.MLB;2 TOTALS (all libraries)

17 5 26

950 GETS were required to define 26 macros.

There were no errors, warnings or information messages.

MACRO/LIS=LISS:MPINT/OBJ=OBJS:MPINT MSRCS:MPPREFIX/UPDATE=(ENHS:MPPREFIX)+MSRCS:MPINT/UPDATE=(ENHS:MPINT)+EXECMLS/LIB+LIBS:MP.MLB/LI

0248 AH-BT13A-SE

## DIGITAL EQUIPMENT CORPORATION CONFIDENTIAL AND PROPRIETARY

